|
|
|
|
|
|
| |
|
|
This page has been accessed 
times since 09/01/2006
|
|
|
| Director |
|
|
Graduate Students |
Ramin Miri
|
rmiri@uci.edu
|
Lei Zhou
|
leiz@uci.edu
|
Vipul Jain
|
vjain@uci.edu
|
Samad Parekh
|
samadp@uci.edu
|
Deyi Pi
|
dpi@uci.edu
|
Fred Tzeng
|
ftzeng@uci.edu
|
Babak Javid
|
javidb@uci.edu
|
Amin Jahanian
|
jahanian@uci.edu
|
Behrooz Javid
|
bjavid@uci.ed
|
| Former Visiting Scholar |
Professor Jin-Ku Kang, Associate Professor, Inha University, Korea
Research Interests: Design of High-Speed Clock and Data Recovery (CDR) Circuits and High-Speed I/O in CMOS Technologies
E-mail: jkang@inha.ac.kr
|
| Alumni |
Aminghasem Safarian; Ph.D. 2006
E-mail: amirs@broadcom.com
Thesis: Integrated Circuits for Ultra-Wideband (UWB) Radio
Current position: Staff Scientist, RFIC and Wireless group, Broadcom Corporation |
| |
Jeffery Johnson; M.S. 2006
E-mail: Jeffery.R.Johnson@ngc.com
Thesis: A Study of Phase Noise in LC Oscillators Due to High-Power Engvironmental Noise
Current position: TBD
|
| |
Sriramkumar Sundararaman; M.S. 2006
E-mail: ssriramk@uci.edu
Current position: IC Design Engineer, Avago Technologies, San Jose, CA
|
| |
Ying Zhang; Ph.D. 2005
E-mail: yzhang3@uci.edu
Thesis: Design and Implementation of RF CMOS Power Amplifiers |
| |
Ravindran Mohavavelu; M.S. 2004
E-mail: ravindran.mohanavelu@intel.com
Thesis: Design and Implementation of a Delay-Locked-Loop-Based Clock and Data Recovery in 180nm CMOS
Current position: IC Design Engineer, Intel Corporation, Folsom, CA |
| |
Weiteh (Denis) Lin; M.S. 2004
E-mail: wei-teh.lin@intel.com
Current position: IC Design Engineer, Intel Corporation, Folsom, CA |
| |
| |
|
|
